Logic to combine the status bits of all chips to the GMT status. (Inside ROP Chip).
More...
Sourcefile...
Contains only asynchronous logic to compare the status signals from the chips into an overal GMT status.